'IP Core' Category Archive

Mentor Graphics SATA/Device Host Device IP Controller

Posted by Ken Cheung in IP Core on Thursday, March 6, 2008

Mentor Graphics Corporation (Nasdaq: MENT) recently updated Serial ATA (SATA) Host/Device Intellectual Property (IP) controllers with added support for the most commonly used features in the latest SATA specification, Revision 2.6. Including support for features such as Native Command Queuing and Asynchronous Notification, Mentor is ensuring their customers will continue reducing time to market with […]

SNOWBUSH ADC IP Core

Posted by Ken Cheung in IP Core on Monday, October 8, 2007

SNOWBUSH microelectronics' 6-bit, 2.5 GSPS ADC IP core is ideal for the most demanding data-conversion applications. The ADC is compact, low-power, and by utilizing its high bandwidth sample-and-hold front-end, it maintains excellent dynamic performance throughout the full range of input frequencies. The ADC features INL of 0.59 LSB, DNL of 0.51 LSB, and ENOB of […]

Lattice DDR2 SDRAM Controller IP Core

Posted by Ken Cheung in FPGA, IP Core on Wednesday, August 15, 2007

Lattice's (NASDAQ: LSCC) 533 Mbps DDR2 SDRAM IP core is optimized for the LatticeECP2(TM) and LatticeECP2M(TM) low-cost FPGA families, as well as its high-end LatticeSC(TM) Extreme Performance(TM) FPGA family.
The Double Data Rate Synchronous Dynamic Random Access Memory Controller IP core interfaces seamlessly with industry standard DDR2 SDRAM memory devices and has been performance-tuned for Lattice […]

Arasan IP Cores for Mobile Industry Processor Interface

Posted by Ken Cheung in IP Core, Wireless on Wednesday, August 8, 2007

Arasan offers a suite of IP Cores that support the emerging MIPI(TM) (Mobile Industry Processor Interface) standards. The new products available include the Display Serial Interface (DSI) IP Core, the Camera Serial Interface (CSI-2) IP Core, and the D-PHY IP Core. The SLIMbus(TM) IP Core (Serial Low-power Inter-chip Media bus) supporting the preliminary draft specification […]

LatticeECP2M PCI Express x4 IP Core

Posted by Ken Cheung in IP Core on Wednesday, July 11, 2007

Lattice Semiconductor (NASDAQ: LSCC) LatticeECP2M PCI Express x4 IP core is optimized for the LatticeECP2M(TM) low-cost FPGA family. Like the previous PCI Express x1 IP core for LatticeECP2M devices, the x4 version implements a single-chip PCI Express endpoint solution with integrated SERDES that is ideal for high-volume, low-cost and limited form-factor applications.
Lattice's PCI Express x4 […]

Actel CoreABC and Core8051s Controller Cores

Posted by Ken Cheung in IP Core on Monday, April 9, 2007

Actel recently introduced the small, easy-to-use CoreABC and the configurable Core8051s. The controller cores complement the company's existing library of industry-standard options, including a variety of ARM, 8051 and LEON processor solutions, optimized for Actel's field-programmable gate arrays (FPGAs). In addition to third-party tools and capabilities, Actel also offers a comprehensive development environment, boards and […]

SLE Interlaken Interconnect Protocol IP Core

Posted by Ken Cheung in IP Core on Tuesday, March 27, 2007

Silicon Logic Engineering has a licensable Interlaken protocol IP core for use in ASIC or FPGA designs. Their Interlaken IP Core is scalable, with early versions providing from 10 Gbps to 60+ Gbps bandwidth across the interface. Future versions will provide over 120Gbps of bandwidth. This scalability ideally suits Interlaken for multiple generations of future […]

If you found this page useful, bookmark and share it on:
 
Embedded Star Newsletter
Don't have time to visit Embedded Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.