SLE Interlaken Interconnect Protocol IP Core
Silicon Logic Engineering has a licensable Interlaken protocol IP core for use in ASIC or FPGA designs. Their Interlaken IP Core is scalable, with early versions providing from 10 Gbps to 60+ Gbps bandwidth across the interface. Future versions will provide over 120Gbps of bandwidth. This scalability ideally suits Interlaken for multiple generations of future network switches, routers and storage equipment. The scalability is achieved through the combination of the SERDES speed (3.125Gbps to 6.375Gbps) and a variable number of SERDES lanes (1 to 24).
Designed and tested to be easily synthesizable into many ASIC and FPGA technologies, SLE's Interlaken IP Core was uniquely built to work with off-the-shelf SERDES from most leading technology vendors. Using the vendor specific proven SERDES allows SLE customers to quickly integrate the Interlaken IP Core into the customer's technology of choice.
The open Interlaken specification was co-written by Cortina Systems and Cisco Systems to provide a far more scalable chip-to-chip interface protocol than previous protocols. Interlaken combines the advantages of the popular SPI4.2 and XAUI interfaces by building on the channelization and per channel flow control features of SPI4.2, and reducing the number of chip I/O pins by using high speed SERDES technology, similar to XAUI.
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Lattice FPGA Devices
- Lattice LatticeECP2/M FPGA Family
- Agilent N5431A Software
- LatticeECP2M PCI Express x4 IP Core
- Momentum AXA-110 Advanced Mezzanine Card
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
