Three Paths to Improved Critical Dimension Control for Patterning 200nm to 100nm Transistor Gates

In this paper we present the results of applying three different approaches to improving critical dimension control: (1) CD control improvements for 200nm isolated lines using DUV lithography (k1=0.34) with assisting features, (2) CD control improvements for 140nm patterns using 248nm DUV lithography (k1=0.24) with alternating phase-shifting masks, and finally (3) CD control improvements for 100nm patterns using i-line and 248nm DUV lithography (k1= 0.17) with spacer-gate processes.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.