Turning Algorithms into the Right Hardware Architectures for ASICs

This paper describes the methodology for using Cadence signal processing worksystem (SPW) and Cadence hardware design system (HDS). SPW with HDS provides system level simulation, hardware architecture modeling, and efficient paths to synthesis and functional ASIC/IC verification for signal processing algorithms. The combination of these capabilities provides high productivity and first-time implementation success for signal processing product design.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.