Scan-Based At-Speed Testing for the Fastest Chips

Scan-based at-speed testing presents new challenges for the fastest chips. This white paper describes the renewed interest in at-speed testing from VLSI designers and the associated challenges faced by the design teams in equipping their designs with appropriate DFT to enable at-speed testing.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on: