SCI Interconnect Chipset and Adapter

The Cache-Coherent Non-Uniform Memory Access (ccNUMA) architecture provides a new system design for breaking through the bus-based memory bandwidth limitations which have prevented scalability in SMP systems much beyond 16 processors. This paper describes an implementation of the interconnect fabric for building large-scale systems using commodity SMP nodes and the industry-standard ANSI/IEEE Scalable Coherent Interface.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.