Silicon-Level Physical Verification of SubWavelength Designs

In this paper, we show that the use of SubWavelength mask design for improved IC performance and yield presents new challenges for traditional Deep Submicron ECAD physical verification tools. We demonstrate the need for new approaches and propose two tools for the silicon-level physical verification of SubWavelength designs. Fortunately, these tools work within current physical verification design flows.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on: