Patterning 80-nm Gates Using 248-nm Lithography: An Approach for 0.13 micron VLSI Manufacturing
We have developed an 80nm poly gate patterning process for 0.13 micron VLSI manufacturing using 248nm lithographywith double-exposure phase-shifting technique. We show that: Systematic intra-field line width variation can be controlled within 6nm (3sigma), with good line-end shortening control for gate endcaps. The k1 factor is < 0.2 (80nm target gate length in 320nm pitch).
View Entire Paper | Previous Page | White Papers Search
If you found this page useful, bookmark and share it on:
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
