PKS Concurrent Optimization

Achieving circuit performance on schedule is the goal of every IC product development team. The single largest barrier today is the synthesis to place-and-route timing closure problem. This white paper explores the problem's root causes, introduces the Cadence PKS concurrent optimization technology, and describes how the company's SP&R system utilizes this technology to produce ICs predictably, and with superior quality-of-results.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on: