Platform Verification

Platform verification is a new methodology for verifying system-on-a-chip (SoC) and system-level designs. Analogous to platform design, platform verification is an integrated functional verification system supporting all levels of abstraction concurrently throughout the entire design flow. By integrating the complete verification suite into a single, unified environment, designers can better meet the challenges of larger designs, shorter time windows and shrinking resources.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on: