Platform Verification

Platform verification is a new methodology for verifying system-on-a-chip (SoC) and system-level designs. Analogous to platform design, platform verification is an integrated functional verification system supporting all levels of abstraction concurrently throughout the entire design flow. By integrating the complete verification suite into a single, unified environment, designers can better meet the challenges of larger designs, shorter time windows and shrinking resources.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.