Meeting High-Performance Memory Requirements for SOC Designs
As more performance and increased functionality is demanded by the market place, the bandwidth requirements for System-on-Chip (SOC) designs being developed to support new applications must also increase accordingly. This is leading to a revision of the way one looks at memory technologies, SOC architectures and memory controller architectures so as to achieve increased parallelism, increased data rates or both. This paper will cover the architectural and control methods available to meet the memory performance demands of SOC designs. Using the example of a Multi-Channel Shared Memory Processor will show how both system performance and SOC integration efficiency is enhanced versus the use of a base DDR SDRAM controller core.
View Entire Paper | Previous Page | White Papers Search
If you found this page useful, bookmark and share it on:
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
