Low-power Synthesis Option

Because power dissipation is becoming just as important as performance and area, power analysis and optimization must be an integral part of the design methodology. The Cadence Low-power Synthesis Option (LPS) addresses low-power issues early in the design cycle. LPS explores options for lowering power at RTL, but does not make any commitments until gate level. Also, all gate-level transformations take into account power, delay, and placement information. This white paper provides an overview of the methods employed today to address low power and outlines the solution we are putting in place to create low-power designs.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.