Layer 3/4 Classification and Routing

An example application of the ClearSpeed Network Processor Platform technology is presented in this white paper. The example chosen is network layer processing with a rich set of fast path functions and a line rate of 40 Gbps. This example is realised using fully programmable processor cores with the addition of a single hardware-accelerated table lookup engine.

The solution may be integrated onto a single chip with external standard SRAM parts, and can sustain a throughput of 100 million packets per second with a headroom of 25%. The modularity and flexibility of the platform allows for scaling down to 10 Gbps or up to 160 Gbps without modification of the software nor the basic architecture.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.