Hardware-Software Co-Verification Of Embedded Systems Design
One of the most critical steps of embedded system design is the integration of software with hardware. With the advent of system-on-a-chip (SoC) a hardware-software co-verification technique has emerged where chips could be adequately tested in a simulation environment before silicon fabrication. However, many complex SoC designs are still using nothing more than a full-functional simulation model of a microprocessor and waveforms to debug complex hardware and software. The key to a successful HW-SW co-verification solution is to avoid hardware-centric verification methods and meet the needs of the software engineers. This paper demonstrates Axis' hardware-software co-verification methodology and technology that addresses the needs of the software engineers while promoting collaboration between the software and hardware teams.
View Entire Paper | Previous Page | White Papers Search
If you found this page useful, bookmark and share it on:
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.