Formal Verification of Equivalence in DSM Designs Using FormalPro

Equivalence Checking is very important at the physical layout end of the design flow used in deep submicron (DSM) design. After placement and physical optimization, used to achieve timing closure, there remains a need to verify that the functionality has not been compromised as a result of achieving the timing goals.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on: