Formal Verification of Equivalence in DSM Designs Using FormalPro

Equivalence Checking is very important at the physical layout end of the design flow used in deep submicron (DSM) design. After placement and physical optimization, used to achieve timing closure, there remains a need to verify that the functionality has not been compromised as a result of achieving the timing goals.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.