Functional Verification with Embedded Checkers

Functional verification is now dominating the design cycle for many complex chips. Earlier and more thorough detection of bugs is critical for time-to-market improvement. One technique that can help is supplementing traditional simulation with embedded checkers that monitor for correct design intent throughout both block-level and chip-level verification. This paper discusses the use of embedded checkers to assist in the functional verification of a dual-CPU PCI bridge case study design.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.