Early Silicon Performance
With traditional synthesis and wire load models, a large disparity exists between the synthesis tool's estimate of the timing of a design and the actual timing achieved post layout. After layout, the final timing can exceed the requirements or, even worse, fail to meet the required performance goal. This unpredictable range of timing results forces designers to make numerous, costly timing-closure iterations between layout and synthesis. Magma has developed a better way of analyzing the design prior to layout that helps designers determine the timing feasibility of their design. Magma's unique gain-based optimization, FixedTiming methodology, and timing Early Silicon Performance (ESP) capability help narrow the timing uncertainty range.
View Entire Paper | Previous Page | White Papers Search
If you found this page useful, bookmark and share it on:
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
