Developing Configurable IP for SOC

Intellectual property has reached its third generation. Hard proprietary cores represent the first generation. The second generation brings the concept of retargetable synthesizable IP. Now a third generation is emerging with configurable IP that minimizes or eliminates the need to perform RTL modifications to meet specific SOC requirements. This paper describes a configurable memory controller core, a common function in SOC architectures, which was developed using two methods for configuring it to the user's requirements.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.