ATPG Pattern Compaction - the Next Wave

The "cost of test" is an issue that is gaining widespread attention. This is because the fabrication cost per transistor is falling rapidly, while the test cost is not scaling in the same manner. The most fundamental cause is the increasing volume of test data required, the corresponding increased ATE memory cost, and longer test application time. This cost trend has often been predicted as a fundamental limit on conventional scan based test. This whitepaper discusses possible solutions for test pattern data volume and achieving high test coverage.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.