A Full-Chip Hierarchical Design System

With the recent introduction of Blast Plan, Magma now offers a complete, full-chip, hierarchical RTL to GDSII design system that addresses the challenges of complex, deep submicron chip design. This document provides an overview of the hierarchical design process and shows how Magma's system is uniquely positioned to address the challenges of implementing very large chips and system-on-a-chip (SoC) designs.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.