Article for Bus and Boards Europe

With the advent of high performance reduced instruction set chips (RISC) such as the Intel i860, popular in the early 1990s, and today's Power PC family, attention remains focused on using arrays of RISC chips for real-time DSP applications. This paper uses radar parameters typical of airborne early warning (AEW) applications as a means for showing the development process engineers follow, first to choose the chip family and then the board architecture that best fits an application.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.