A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors

The Chameleon CS2112 chip is the industry's first reconfigurable communication processor. To attain high performance, the reconfiguration latency must be effectively tolerated in such a processor. In this paper, we present a compiler directed approach to hiding the configuration loading latency. We integrate multithreading, instruction scheduling, register allocation, and prefetching techniques to tolerate the configuration loading latency. Furthermore, loading configuration is over-lapped with communication to further enhance performance. By running some kernel programs on a cycle-accurate simulator, we showed that the chip performance is significantly improved by leveraging such compiler and multithreading techniques.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on: