Accelerating Network Processing with Extensions to the User-Customizable ARCtangent Microprocessor

This paper describes how to significantly accelerate a vital aspect of networking processing "DES cryptography". The primary goal was to reduce the CPU's workload for IPSec (Internet Protocol Security) encryption and decryption. The result was an overall performance increase of 47x with single DES and 92x with triple DES (3DES). Another significant benefit was a 63% reduction in code size.

View Entire Paper | Previous Page | White Papers Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.