Riviera-PRO is a high-performance verification platform for ASIC and FPGA design teams. It features a mixed-language simulation engine and advanced debugging tools. Riviera-PRO supports Electronic System Level (ESL) Verification with SystemC and SystemVerilog, Assertions Based Verification (ABV), Transaction Level Modeling (TLM) and VHDL/Verilog Linting. Riviera-PRO works in command line mode for maximum speed and provides a powerful GUI for enhanced editing, tracing, and debugging. Riviera-PRO is compatible with popular EDA products such as Synopsys SmartModels, Novas, Denali, MATLAB and Simulink.
Get Demo | Previous Page | Downloads Search
If you found this page useful, bookmark and share it on: