11/17/2005 - Cadence Design Systems, Inc. (NASDAQ: CDNS) announced the Incisive Enterprise family of products, featuring enterprise-level verification process automation (VPA) that supports e, SystemC and SystemVerilog. The new portfolio-the top tier in the segmented Cadence® Incisive® functional verification platform-reduces the growing predictability, productivity, and quality risks associated with complex SoC and systems development.
In addition to the Incisive Enterprise family, which is tailored for multi-specialist SoC and system-development teams, Cadence offers the Incisive Design Team family, with verification solutions tailored for RTL development teams, and the Incisive HDL family, for HDL creation and simulation.
The Incisive Enterprise family is part of a new set of Cadence offerings that integrates advanced "VPA-enabled" technologies and methodologies from the Verisity acquisition with system modeling, HDL and assertion languages, high-performance formal and dynamic engines, verification IP, and analysis tailored for each specialist. Incisive Enterprise targets the exponentially increasing complexity of the verification process associated with the integration of multiple specialists spanning block, chip and system-level verification of SoCs and hardware-software systems.
"Cadence's Incisive Enterprise addresses the entire verification process from initial plan to verification closure," said Oliver Bell, director of system-on-chip verification at Micronas. "Our design and verification specialists require full solutions that support an optimal mix of languages such as e, SystemC, and SystemVerilog with a path towards system-level emulation."
The Incisive Enterprise family provides new tools, technology and methodology to automate the verification process and includes:
"As design and verification methodologies have become more complicated with the advent of SoCs and nanometer geometries, the leading-edge electronics companies have been forced to create teams of specialists. Each specialist requires a best-in-class solution tied together into an overall plan-to-closure methodology," said Moshe Gavrielov, executive vice president and general manager of the Cadence Verification Division. "Our customers require a process that is highly automated and managed with metrics for maximum visibility, predictability, resource utilization, productivity, and system-level quality."
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
Previous Page | News by Category | News Search
If you found this page useful, bookmark and share it on: