7/16/2004 - CoWare, Inc., the leading supplier of system-level electronic design automation (EDA) software and services, and MIPS Technologies, Inc. (Nasdaq: MIPS) announced that SystemC-based processor support packages (PSPs) for the MIPS32® 24KTM core family have been added to CoWare's extensive ConvergenSCTM Model Library. Together with CoWare's ConvergenSC system-level design solution, the PSPs help MIPS Technologies' customers make price/performance tradeoffs and beat their performance goals for highly competitive, complex SoC designs by allowing them to explore and debug their designs at the system level. The PSPs for the MIPS32 24K cores—the embedded industry's highest performance 32-bit synthesizable processor cores—are the latest in a series of models developed through an ongoing partnership between the companies.
"These jointly developed PSPs—available through CoWare—have the speed and cycle accuracy of the latest version of the MIPSimTM instruction set simulator (ISS) combined with CoWare's powerful analysis capabilities, offering our mutual customers the best solution for their design needs," said Russ Bell, vice president of marketing at MIPS. "The PSPs will allow our OEM customers to understand critical performance tradeoffs and the influence of embedded software early in the design cycle. This is extremely important in markets for powerful, graphical, performance-driven applications such as digital and interactive television, set-top boxes and DVDs, where meeting performance goals is critical to remaining competitive."
"With the PSPs for the MIPS 24K cores, our mutual customers can now verify and modify SoC hardware and software performance before RTL, allowing them to increase performance, decrease costs and create embedded systems ideally tuned for their competitive applications," said Mark Milligan, vice president of marketing, CoWare.
Designing Better Performing Systems with CoWare PSPs for the MIPS32 24K Cores
The MIPS32 24K core family, which includes the 24KcT, 24Kc Pro, 24KfT and 24Kf Pro versions, offers performance from 400 to 550 MHz worst case in a 0.13 micron process, the highest frequency available in 32-bit synthesizable cores for embedded markets, while minimizing design time and reducing product costs.
By running simulations in ConvergenSC—which speeds the concurrent design of SoCs with embedded software by combining hardware/software partitioning, platform assembly, simulation, debug and analysis capabilities—together with the CoWare PSPs, users can quickly determine the optimum architecture for their specific application and debug their software and hardware early in the design process. The tools let customers perform detailed analysis of processor throughput and latency, as well as memory subsystem performance and bus analysis. Analysis results can be viewed graphically and used to determine how a design should be refined. With the ability to measure the key parameters that affect the performance of the processor in their design, users can design better performing systems optimized around the MIPS32 24K cores.
The new PSPs are also integrated with the debugger in CoWare's LISATekTM product—a fully integrated solution for embedded processor modeling, design, and software tool generation. This adds full embedded software debug capabilities such as source and assembly level debug, viewing and tracing memory and internal registers, and complete control of the core. The new CoWare PSPs are compatible with the MIPS Software Toolkit, including the MIPS SDE software tool chain (compiler, assembler, and linker) for the processor. The PSPs are cycle accurate, supporting MIPS features such as an 8-stage pipeline, configurable instruction and data cache, MMU configurable dual-entry joint TLB and OCP on-bus interconnect.
Pricing and Availability
CoWare's PSPs for the MIPS32 24K core family will be available in production release in Q3 2004. For pricing information, contact your local sales office or email email@example.com. For more information on the PSPs for the MIPS32 24K cores, and other models in the ConvergenSC Model Library, visit www.CoWare.com.
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or www.mips.com.
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM);(Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
CoWare is a registered trademark of CoWare, Inc. in the United States.
Previous Page | News by Category | News Search
If you found this page useful, bookmark and share it on: