Industry Leaders Form SystemVerilog Implementation Working Group

5/17/2004 - Leading EDA companies and experts announce the formation of a SystemVerilog Implementation Working Group to drive the phased implementation and multi-vendor interoperability of the design and assertion constructs of SystemVerilog.

EDA vendors include Cadence Design Systems, Inc.(NYSE:CDN); Magma Design Automation Inc.(Nasdaq: LAVA); Novas Software; 0-In Design Automation, Verisity Ltd (Nasdaq: VRST), and industry experts and consultants Stu Sutherland and Simon Davidmann. User companies participating in the group include ARC International, Conexant Systems, Inc., Icera Semiconductor and Micronas GmbH.

For more information, and to register for a SystemVerilog Interoperability Forum at the 41st Design Automation Conference (DAC) in San Diego, CA, please visit www.sutherland-hdl.com/sv_interop.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc.

Previous Page | News by Category | News Search

If you found this page useful, bookmark and share it on:

 
Embedded Star Newsletter
Don't have time to visit Embedded Star everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.