10/21/2003 - Synopsys, Inc. (Nasdaq:SNPS), the world leader in semiconductor design software, announced that Synopsys' Professional Services has collaborated with Toshiba to develop the Reference Design Flow for Toshiba's Media Embedded Processor (MeP) and will provide services to Toshiba's customers for deployment of the flow. MeP is a soft (synthesizable) core with a unique configurable microprocessor architecture that can be customized for high performance multi-media applications such as video, imaging, audio and networking. The Reference Design Flow enables developers to evaluate different architectural configurations of MeP in their SoC designs by more quickly and accurately estimating the resulting chip performance and size. The Reference Design Flow then provides an integrated path to implement the optimal configuration. The MeP's configurability, combined with the performance and schedule predictability made possible by the Reference Design Flow, will help ensure MeP licensees can achieve their design targets prior to silicon manufacturing and meet their market windows.
The Reference Design Flow is based on Synopsys' best-in-class tools including, Physical Compiler® and PrimeTime® from Synopsys' GalaxyTM Design Platform. This RTL-to-GDSII flow offers designers the ability to optimize their designs for performance, power, or die area, and to implement them with short turn-around times. Toshiba provides synthesis scripts for the Reference Design Flow optimized for the MeP architecture. These scripts leverage Physical Compiler's RTL Performance Prototyping capability, which allows users to validate incoming IP against a range of physical implementations and quickly converge on an architecture that best meets their target design goals. This leads to faster timing convergence and consequently faster time to market.
"Providing a proven Reference Design Flow is strategic to Toshiba's business. The MeP Reference Design Flow developed in cooperation with Synopsys will allow our customers to meet their design goals in a short and predictable timeframe," said Tohru Furuyama, general manager, SoC Research and Development Center, Toshiba Corporation. "Synopsys Professional Services has great breadth and depth of understanding of how SoCs are designed and verified today, including considerable experience with complex implementation and verification environments. Our ongoing collaboration with Synopsys will enable us to achieve our goal of making the MeP core as easy to deploy as an IP library, thereby helping give our partners a time-to-market advantage."
"The Reference Design Flow improves predictability and productivity for Toshiba's customers by creating a design environment in which they can rapidly experiment with, analyze and implement their MeP-based designs. This is a positive step forward in automation for the configurable processor market," said John Chilton, senior vice president and general manager, Solutions Group, Synopsys. "The collaboration with Toshiba was successful not only in responding to Toshiba's specific project needs, but also in establishing a robust and repeatable design flow that can be leveraged by their customers. We will work with our mutual customers to accelerate the deployment of their MeP-based designs."
Synthesis scripts for the MeP Reference Design Flow will be provided through Toshiba's web site. The MeP program provides members access to a comprehensive set of information to help them evaluate and design with MeP. As an MeP Alliance Partner, Synopsys offers design environment support for mutual customers of Toshiba and Synopsys, including assistance with deploying and executing the MeP Reference Design Flow for core hardening and SoC integration.
Synopsys, Inc. (Nasdaq:SNPS) is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms to the global electronics market, enabling the development of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and is located in more than 60 offices throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/.
Synopsys, Physical Compiler, and PrimeTime are registered trademarks of Synopsys, Inc., and Galaxy is a trademark of Synopsys.
Previous Page | News by Category | News Search
If you found this page useful, bookmark and share it on: